## 16/8-BIT SINGLE-CHIP MICROCONTROLLERS

The $\mu$ PD784216Y is based on the $\mu$ PD784216 with an $\mathrm{I}^{2} \mathrm{C}$ bus control function appended, and is ideal for applications in audio-visual.

Flash memory versions, such as $\mu$ PD78F4216Y, that can operate in the same voltage range as the mask ROM version, and various development tools are under development.

The functions are explained in detail in the following user's manuals. Be sure to read this manual when designing your system.

$\mu$ PD784216, 784216Y Subseries User's Manual - Hardware: Planned<br>78K/IV Series User's Manual - Instruction : U10905E

## FEATURES

- 78K/IV series
- Inherits peripheral functions of uPD78078Y subseries
- Pin-compatible with $\mu$ PD784216 subseries
- Minimum instruction execution time 160 ns (main system clock fxx $=12.5 \mathrm{MHz}$ ) $61 \mu \mathrm{~s}$ (subsystem clock $\mathrm{fxt}=32.768 \mathrm{kHz}$ )
- I/O port: 86 pins
- Timer/counter: 16-bit timer/counter $\times 1$ unit 8 -bit timer/counter $\times 6$ units
- Serial interface: 3 channels

UART/IOE (3-wire serial I/O): 2 channels CSI (3-wire serial I/O, multi-master supporting $\mathrm{I}^{2} \mathrm{C}$ bus): 1 channel

- Standby function HALT/STOP/IDLE mode In power-saving mode: HALT/IDLE mode (with subsystem clock)
- Clock division function
- Watch timer: 1 channel
- Watchdog timer: 1 channel
- Clock output function
 selectable
- Buzzer output function $\mathrm{fxx} / 2^{10}, \mathrm{fxx} / 2^{11}, \mathrm{fxx}^{2} / 2^{12}, \mathrm{fxx} / 2^{13}$ selectable
- A/D converter: 8 -bit resolution $\times 8$ channels
- D/A converter: 8-bit resolution $\times 2$ channels
- Supply voltage: VdD = 1.8 to 5.5 V


## APPLICATION FIELD

Cullular telephones, PHS, cordless telephones, CD-ROM, AV systems

Unless contextually excluded, references in this document to $\mu \mathrm{PD} 784216 \mathrm{Y}$ mean $\mu \mathrm{PD} 784214 \mathrm{Y}, \mu \mathrm{PD} 784215 \mathrm{Y}$, and $\mu$ PD784216Y.

## ORDERING INFORMATION

| Part Number | Package Inte | Internal ROM (Bytes) | Internal RAM (Bytes) |
| :---: | :---: | :---: | :---: |
| $\mu$ PD784214YGC-×××-7EA | 100-pin plastic QFP (fine pitch) ( $14 \times 14 \mathrm{~mm}$ ) | 96 K | 3584 |
| $\mu$ PD784214YGF- $\times \times \times$-3BA | 100-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | 96 K | 3584 |
| $\mu$ PD784215YGC- $\times \times \times-7$ EA | 100-pin plastic QFP (fine pitch) ( $14 \times 14 \mathrm{~mm}$ ) | 128 K | 5120 |
| $\mu$ PD784215YGF-×x×-3BA | 100-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | 128 K | 5120 |
| $\mu$ PD784216YGC-×xx-7EA | 100-pin plastic QFP (fine pitch) ( $14 \times 14 \mathrm{~mm}$ ) | 128 K | 8192 |
| $\mu$ PD784216YGF-XXX-3BA | 100-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) | 128 K | 8192 |

Remark $\times X \times$ indicates a ROM code suffix.

## 78K/IV Series Product Development



## ASSP models

## $\mu$ PD784915 subseries

VCR servo, 100 pins, analog amplifier ROM : 48K/62K
$\mu$ PD784908 subseries 100 pins, IEBus ${ }^{\text {TM }}$ controller ROM : 96K/128K
$\mu$ PD78F4943 subseries
80 pins, for CD-ROM
Flash memory: 56K

FUNCTIONS (1/2)

| Part Number <br> Item |  | $\mu \mathrm{PD} 784214 \mathrm{Y}$ | $\mu \mathrm{PD} 784215 \mathrm{Y}$ | $\mu \mathrm{PD} 784216 \mathrm{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| Number of basic instructions (mnemonics) |  | 113 |  |  |
| General-purpose register |  | 8 bits $\times 16$ registers $\times 8$ banks, or 16 bits $\times 8$ registers $\times 8$ banks (memory mapping) |  |  |
| Minimum instruction execution time |  | - $160 \mathrm{~ns} / 320 \mathrm{~ns} / 640 \mathrm{~ns} / 1280 \mathrm{~ns} / 2560 \mathrm{~ns}$ (main system clock $=12.5 \mathrm{MHz}$ ) <br> - $61 \mu$ s (subsystem clock $=32.768 \mathrm{KHz}$ ) |  |  |
| Internal memory | ROM | 96 KBytes | 128 KBytes |  |
|  | RAM | 3584 Bytes | 5120 Bytes | 8192 Bytes |
| Memory space |  | 1 MB with program and data spaces combined |  |  |
| I/O port | Total | 86 |  |  |
|  | CMOS Input | 8 |  |  |
|  | CMOS I/O | 72 |  |  |
|  | N-ch open-drain I/O | 6 |  |  |
| Pins with ancillary functions ${ }^{\text {Note }}$ | Pins with pull-up resistor | 70 |  |  |
|  | LEDs direct drive output | 22 |  |  |
|  | Medium voltage pin | 6 |  |  |
| Real-time output port |  | 4 bits $\times 2$, or 8 bits $\times 1$ |  |  |
| Timer/counter |  | $\begin{aligned} \hline 16 \text {-bit timer/counter : } & \text { timer register } \times 1 \\ & \text { Capture/compare register } \times 2 \end{aligned}$ |  | Pulse output <br> - PWM/PPG output <br> - Square wave output <br> - One-shot pulse output |
|  |  | $\begin{aligned} 8 \text {-bit timer/counter } 1: & \text { timer register } \times 1 \\ & \text { Compare register } \times 1 \end{aligned}$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | $\begin{aligned} \hline \text { 8-bit timer/counter } 2: & \text { timer register } \times 1 \\ & \text { Compare register } \times 1 \end{aligned}$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | $\begin{aligned} 8 \text {-bit timer/counter } 5: & \text { timer register } \times 1 \\ & \text { Compare register } \times 1 \end{aligned}$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | $\begin{aligned} 8 \text {-bit timer/counter } 6: & \text { timer register } \times 1 \\ & \text { Compare register } \times 1 \end{aligned}$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | 8-bit timer/counter 7 : timer register $\times 1$ Compare register $\times 1$ |  | Pulse output <br> - PWM output <br> - Square wave output |
|  |  | 8-bit timer/counter 8 : timer register $\times 1$ Compare register $\times 1$ |  | Pulse output <br> - PWM output <br> - Square wave output |

Note The pins with ancillary functions are included in the I/O pins.

FUNCTIONS (2/2)

| Part Number <br> Item |  | $\mu \mathrm{PD} 784214 \mathrm{Y}$ | $\mu \mathrm{PD} 784215 \mathrm{Y}$ | $\mu \mathrm{PD} 7$ |
| :---: | :---: | :---: | :---: | :---: |
| Serial interface |  | UART/IOE (3-wire serial I/O): 2 channels (on-chip baud rate generator) CSI (3-wire serial I/O, I ${ }^{2}$ C bus supporting multi master): 1 channel |  |  |
| A/D converter |  | 8-bit resolution $\times 8$ channels |  |  |
| D/A converter |  | 8-bit resolution $\times 2$ channels |  |  |
| Clock output |  | Selectable from $\mathrm{fxx}_{\mathrm{xx}}, \mathrm{f}_{\mathrm{xx}} / 2, \mathrm{f}_{\mathrm{xx}} / 2^{2}, \mathrm{f}_{\mathrm{xx}} / 2^{3}, \mathrm{f}_{\mathrm{xx}} / 2^{4}, \mathrm{f}_{\mathrm{xx}} / 2^{5}, \mathrm{f}_{\mathrm{xx}} / 2^{6}, \mathrm{f}_{\mathrm{xx}} / 2^{7}, \mathrm{f}_{\mathrm{x}}$ |  |  |
| Buzzer output |  | Selectable from $\mathrm{fxx}^{\prime} / 2^{10}, \mathrm{fxx}_{\mathrm{x}} / 2^{11}, \mathrm{fxx}^{\prime} / 2^{12}, \mathrm{f}_{\mathrm{xx}} / 2^{13}$ |  |  |
| Watch timer |  | 1 channel |  |  |
| Watchdog timer |  | 1 channel |  |  |
| Standby |  | - HALT/STOP/IDLE mode <br> - In power-saving mode (with subsystem clock): HALT/IDLE mode |  |  |
| Interrupt | Source | 29 (internal: 20, external: 9) + BRK instruction |  |  |
|  | Software | BRK instruction |  |  |
|  | Non-maskable | Internal: 1, external: 1 |  |  |
|  | Maskable | Internal: 19, external: 8 |  |  |
|  |  | - 4 programmable priority levels <br> - 3 service modes: vectored interrupt/macro service/context switching |  |  |
| Supply voltage |  | V DD $=1.8$ to 5.5 V |  |  |
| Package |  | 100-pin plastic QFP (fine pitch) ( $14 \times 14 \mathrm{~mm}$ ) 100-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ |  |  |

## CONTENTS

1. DIFFERENCES AMONG MODELS IN $\mu$ PD784216Y SUBSERIES ..... 7
2. MAIN DIFFERENCES FROM $\mu$ PD78078Y SUBSERIES ..... 8
3. PIN CONFIGURATION (Top View) ..... 9
4. BLOCK DIAGRAM ..... 12
5. PIN FUNCTION ..... 13
5.1 Port Pins ..... 13
5.2 Pins Other Than Port Pins ..... 15
5.3 I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins ..... 17
6. CPU ARCHITECTURE ..... 20
6.1 Memory Space ..... 20
6.2 CPU Registers ..... 24
6.2.1 General-purpose registers ..... 24
6.2.2 Control registers ..... 25
6.2.3 Special function registers (SFRs) ..... 26
7. PERIPHERAL HARDWARE FUNCTIONS ..... 31
7.1 Ports ..... 31
7.2 Clock Generation Circuit ..... 32
7.3 Real-Time Output Port ..... 34
7.4 Timer/Counter ..... 35
7.5 A/D Converter ..... 38
7.6 D/A Converter ..... 39
7.7 Serial Interface ..... 40
7.7.1 Asynchronous serial interface/3-wire serial I/O (UART/IOE) ..... 41
7.7.2 Clocked serial interface (CSI) ..... 43
7.8 Clock Output Function ..... 44
7.9 Buzzer Output Function ..... 45
7.10 Edge Detection Function ..... 45
7.11 Watch Timer ..... 45
7.12 Watchdog Timer ..... 46
8. INTERRUPT FUNCTION ..... 47
8.1 Interrupt Sources ..... 47
8.2 Vectored Interrupt ..... 49
8.3 Context Switching ..... 50
8.4 Macro Service ..... 50
8.5 Application Example of Macro Service ..... 51
9. LOCAL BUS INTERFACE ..... 52
9.1 Memory Expansion ..... 53
9.2 Programmable Wait ..... 53
10. STANDBY FUNCTION ..... 54
11. RESET FUNCTION ..... 56
12. INSTRUCTION SET ..... 57
13. PACKAGE DRAWINGS ..... 62
APPENDIX A. DEVELOPMENT TOOLS ..... 64
APPENDIX B. RELATED DOCUMENTS ..... 66

## 1. DIFFERENCES AMONG MODELS IN $\mu$ PD784216Y SUBSERIES

The only difference among the $\mu$ PD784214Y, 784215 Y , and 784216 Y lies in the internal memory capacity. The $\mu$ PD78P4216Y is provided with a 128-KB flash memory instead of the mask ROM of the above models. These differences are summarized in Table 1-1.

Table 1-1. Differences among Models in $\mu$ PD784216Y Subseries

| Part Number Item | $\mu$ PD784214Y | $\mu$ PD784215Y | $\mu \mathrm{PD} 784216 \mathrm{Y}$ | $\mu$ PD78F4216Y |
| :---: | :---: | :---: | :---: | :---: |
| Internal ROM | 96 KBytes (mask ROM) | 128 KBytes <br> (mask ROM) |  | 128 KBytes <br> (Flash memory) |
| Internal RAM | 3584 Bytes | 5120 Bytes | 8192 Bytes |  |
| Internal memory size switching register (IMS) | None |  |  | Provided |
| VPP pin | None |  |  | Provided |

## 2. MAIN DIFFERENCES FROM $\mu$ PD78078Y SUBSERIES

| Series Name <br> Item |  | $\mu$ PD784216Y Subseries | $\mu$ PD78078Y Subseries |
| :---: | :---: | :---: | :---: |
| CPU |  | 16-bit CPU | 8-bit CPU |
| Minimum instruction execution time | With main system clock | 160 ns (at 12.5 MHz) | 400 ns (at 5.0 MHz ) |
|  | With subsystem clock | $61 \mu \mathrm{~s}$ (at 32.768 kHz ) | $122 \mu \mathrm{~s}(32.768 \mathrm{kHz})$ |
| Memory space |  | 1 Mbytes | 64 Kbytes |
| I/O port | Total | 88 | 88 |
|  | CMOS input | 8 | 2 |
|  | CMOS I/O | 72 | 78 |
|  | N-ch open-drain I/O | 6 | 8 |
| Pins with ancillary functions ${ }^{\text {Note }}$ | Pins with pull-up resistor | 70 | 86 |
|  | LED direct drive output | 22 | 16 |
|  | Medium-voltage pin | 6 | 8 |
| Timer/counter |  | - 16 -bit timer/counter $\times 1$ unit <br> - 8 -bit timer/counter $\times 6$ units | - 16 -bit timer/counter $\times 1$ unit <br> - 8 -bit timer/counter $\times 4$ units |
| Serial interface |  | - UART/IOE (3-wire serial I/O) $\times 2$ channels <br> - CSI (3-wire serial I/O, multi-master supporting $I^{2} \mathrm{C}$ bus) $\times 1$ channel | - UART/IOE (3-wire serial I/O) $\times 1$ channel <br> - CSI (3-wire serial I/O, 2 -wire serial $\mathrm{I} / \mathrm{O}, \mathrm{I}^{2} \mathrm{C}$ bus) $\times 1$ channel <br> - CSI (3-wire serial I/O, 3 -wire serial I/O with automatic transmit/receive function) $\times 1$ channel |
| Interrupt | NMI pin | Provided | None |
|  | Macro service | Provided | None |
|  | Context switching | Provided | None |
|  | Programmable priority | 4 levels | None |
| Standby function |  | 3 modes: HALT/STOP/IDLE | 2 modes: HALT/STOP |
| Package |  | - 100-pin plastic QFP (fine pitch) $(14 \times 14 \mathrm{~mm})$ <br> - 100 -pin plastic QFP $(14 \times 20 \mathrm{~mm})$ | - 100-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ <br> - ceramic WQFN $(14 \times 20 \mathrm{~mm})$ ( $\mu$ PD78P078Y only) |

Note The pins with ancillary functions are included in the I/O pins.

## 3. PIN CONFIGURATION (Top View)

- 100-pin plastic QFP (fine pitch) ( $14 \times 14 \mathrm{~mm}$ ) $\mu$ PD784214YGC-xxx-7EA $\mu$ PD784215YGC-xxx-7EA $\mu$ PD784216YGC-××x-7EA


Notes 1. Directly connect the TEST pin to Vss.
2. Connect the AVdd pin to Vdd.
3. Connect the AVss pin to Vss.

```
- 100-pin plastic QFP (14 x 20 mm)
    \muPD784214YGF-xxx-3BA
    \muPD784215YGF-xxx-3BA
    \muPD784216YGF-xxx-3BA
```



Notes 1. Directly connect the TEST pin to Vss.
2. Connect the AVdd pin to Vdd.
3. Connect the AVss pin to Vss.

| P00-P06 | : Port0 | SCL0 | Serial Clock |
| :---: | :---: | :---: | :---: |
| P10-P17 | : Port1 | RxD1, RxD2 | : Receive Data |
| P20-P27 | : Port2 | TxD1, TxD2 | : Transmit Data |
| P30-P37 | : Port3 | ASCK1, ASCK2 | : Asynchronous Serial Clock |
| P40-P47 | : Port4 | PCL | : Programmable Clock |
| P50-P57 | : Port5 | BUZ | Buzzer Clock |
| P60-P67 | : Port6 | AD0-AD7 | : Address/Data Bus |
| P70-P72 | : Port7 | A0-A19 | : Address Bus |
| T80-P87 | : Port8 | $\overline{\mathrm{RD}}$ | Read Strobe |
| P90-P95 | : Port9 | $\overline{\mathrm{WR}}$ | : Write Strobe |
| P100-P103 | : Port10 | $\overline{\text { WAIT }}$ | : Wait |
| P120-P127 | : Port12 | ASTB | : Address Strobe |
| P130, P131 | : Port13 | X1, X2 | : Crystal (Main System Clock) |
| RTP0-RTP7 | : Real-time Output Port | XT1, XT2 | : Crystal (Subsystem Clock) |
| NMI | : Non-maskable Interrupt | $\overline{\text { RESET }}$ | : Reset |
| INTP0-INTP6 | : Interrupt from Peripherals | ANIO-ANI7 | Analog Input |
| TIOO, TI01 | : Timer Input | ANO0, ANO1 | : Analog Output |
| TI1, TI2, TI5-TI8 | : Timer Input | AVdo | : Analog Power Supply |
| TO0-TO2, TO5-TO8 | : Timer Output | AVss | : Analog Ground |
| SIO-SI2 | : Serial Input | AVrefo, AVref1 | : Analog Reference Voltage |
| SO0-SO2 | : Serial Output | Vod | : Power Supply |
| SDAO | : Serial Data | Vss | : Ground |
| $\overline{\text { SCKO-SCK2 }}$ | : Serial Clock | TEST | : Test |

## 4. BLOCK DIAGRAM



Remark The internal ROM and RAM capacities differ depending on the model.

## 5. PIN FUNCTION

### 5.1 Port Pins (1/2)

| Pin Name | 1/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| P00 | 1/O | INTP0 | Port 0 ( PO ): <br> - 7-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistors by software bit-wise. |
| P01 |  | INTP1 |  |
| P02 |  | INTP2/NM1 |  |
| P03 |  | INTP3 |  |
| P04 |  | INTP4 |  |
| P05 |  | INTP5 |  |
| P06 |  | INTP6 |  |
| P10-P17 | Input | ANIO-ANI7 | Port 1 (P1): <br> - 8-bit input port |
| P20 | 1/O | RxD1/SI1 | Port 2 (P2): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistors by software bit-wise. |
| P21 |  | TxD1/SO1 |  |
| P22 |  | ASCK1/SCK1 |  |
| P23 |  | PCL |  |
| P24 |  | BUZ |  |
| P25 |  | SIO/SDA0 |  |
| P26 |  | SOO |  |
| P27 |  | $\overline{\text { SCK0/SCLO }}$ |  |
| P30 | 1/O | TO0 | Port 3 (P3): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistors by software bit-wise. |
| P31 |  | TO1 |  |
| P32 |  | TO2 |  |
| P33 |  | TI1 |  |
| P34 |  | TI2 |  |
| P35 |  | TIOO |  |
| P36 |  | TI01 |  |
| P37 |  | - |  |
| P40-P47 | 1/0 | AD0-AD7 | Port 4 (P4): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - All pins set in input mode can be connected to internal pull-up resistors by software. <br> - Can drive LEDs. |
| P50-P57 | 1/0 | A8-A15 | Port 5 (P5): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - All pins set in input mode can be connected to internal pull-up resistors by software. <br> - Can drive LEDs. |

### 5.1 Port Pins (2/2)

| Pin Name | I/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| P60 | I/O | A16 | Port 6 (P6): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - All pins set in input mode can be connected to internal pull-up resistors by software. |
| P61 |  | A17 |  |
| P62 |  | A18 |  |
| P64 |  | $\overline{\mathrm{RD}}$ |  |
| P65 |  | $\overline{W R}$ |  |
| P66 |  | $\overline{\text { WAIT }}$ |  |
| P67 |  | ASTB |  |
| P70 | I/O | RxD2/SI2 | Port 7 (P7): <br> - 3-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistor by software bit-wise. |
| P71 |  | TxD2/SO2 |  |
| P72 |  | ASCK2/ $\overline{\text { SCK2 }}$ |  |
| P80-P87 | I/O | A0-A7 | Port 8 (P8): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistor by software bit-wise. <br> - Interrupt control flag (KRIF) is set to 1 when falling edge is detected at a pin of this port. |
| P90-P95 | I/O | - | Port 9 (P9): <br> - N-ch open-drain medium-voltage I/O port <br> - 6-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Can directly drive LEDs. |
| P100 | I/O | T15/TO5 | Port 10 (P10): <br> - 4-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistor by software bit-wise. |
| P101 |  | T16/TO6 |  |
| P102 |  | TI7/TO7 |  |
| P103 |  | T18/TO8 |  |
| P120-P127 | I/O | RTP0-RTP7 | Port 12 (P12): <br> - 8-bit I/O port <br> - Can be set in input or output mode bit-wise. <br> - Pins set in input mode can be connected to internal pull-up resistor by software bit-wise. |
| P130, P131 | I/O | ANO0, ANO1 | Port 13 (P13): <br> - 2-bit I/O port <br> - Can be set in input or output mode bit-wise. |

### 5.2 Pins Other Than Port Pins (1/2)

| Pin Name | I/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| TIOO | Input | P35 | External count clock input to 16-bit timer register |
| TI01 |  | P36 | Capture trigger signal input to capture/compare register 00 |
| TI1 |  | P33 | External count clock input to 8-bit timer register 1 |
| TI2 |  | P34 | External count clock input to 8-bit timer register 2 |
| TI5 |  | P100/TO5 | External count clock input to 8-bit timer register 5 |
| TI6 |  | P101/TO6 | External count clock input to 8-bit timer register 6 |
| TI7 |  | P102/TO7 | External count clock input to 8-bit timer register 7 |
| T18 |  | P103/TO8 | External count clock input to 8-bit timer register 8 |
| TO0 | Output | P30 | 16-bit timer output (shared by 14-bit PWM output) |
| TO1 |  | P31 | 8-bit timer output (shared by 8-bit PWM output) |
| TO2 |  | P32 |  |
| TO5 |  | P100/TI5 |  |
| TO6 |  | P101/TI6 |  |
| TO7 |  | P102/TI7 |  |
| TO8 |  | P103/TI8 |  |
| RxD1 | Input | P20/SI1 | Serial data input (UART1) |
| RxD2 |  | P70/SI2 | Serial data input (UART2) |
| TxD1 | Output | P21/SO1 | Serial data output (UART1) |
| TxD2 |  | P71/SO2 | Serial data output (UART2) |
| ASCK1 | Intput | P22/SCK1 | Baud rate clock input (UART1) |
| ASCK2 |  | P72/SCK2 | Baud rate clock input (UART2) |
| SIO | Input | P25/SDA0 | Serial data input (3-wire serial clock I/O0) |
| SI1 |  | P20/RxD1 | Serial data input (3-wire serial clock I/O1) |
| SI2 |  | P70/RxD2 | Serial data input (3-wire serial clock I/O2) |
| SOO | Output | P26 | Serial data output (3-wire serial I/O0) |
| SO1 |  | P21/TxD1 | Serial data output (3-wire serial I/O1) |
| SO2 |  | P71/TxD2 | Serial data output (3-wire serial I/O2) |
| SDA0 | I/O | P25/SI0 | Serial data input/output ( ${ }^{2} \mathrm{C}$ bus) |
| $\overline{\text { SCK0 }}$ | I/O | P27/SCL0 | Serial clock input/output (3-wire serial I/O0) |
| $\overline{\text { SCK1 }}$ |  | P22/ASCK1 | Serial clock input/output (3-wire serial I/O1) |
| $\overline{\text { SCK2 }}$ |  | P72/ASCK2 | Serial clock input/output (3-wire serial I/O2) |
| SCL0 |  | P27/\SK0 | Serial clock input/output (12C bus) |
| NMI | Input | P02/INTP2 | Non-maskable interrupt request input |
| INTP0 |  | P00 | External interrupt request input |
| INTP1 |  | P01 |  |
| INTP2 |  | P02/NMI |  |
| INTP3 |  | P03 |  |
| INTP4 |  | P04 |  |
| INTP5 |  | P05 |  |
| INTP6 |  | P06 |  |

### 5.2 Pins Other Than Port Pins (2/2)

| Pin Name | I/O | Alternate Function | Function |
| :---: | :---: | :---: | :---: |
| PCL | Output | P23 | Clock output (for trimming main system clock and subsystem clock) |
| BUZ | Output | P24 | Buzzer output |
| RTP0-RTP7 | Output | P120-P127 | Real-time output port that outputs data in synchronization with trigger |
| AD0-AD7 | I/O | P40-P47 | Low-order address/data bus when external memory is connected |
| A0-A7 | Output | P80-P87 | Low-order address bus when external memory is connected |
| A8-A15 |  | P50-P57 | Middle-order address bus when external memory is connected |
| A16-A19 |  | P60-P63 | High-order address bus when external memory is connected |
| $\overline{\mathrm{RD}}$ | Output | P64 | Strobe signal output for read operation of external memory |
| $\overline{\mathrm{WR}}$ |  | P65 | Strobe signal output for write operation of external memory |
| WAIT | Input | P66 | To insert wait state(s) when external memory is accessed |
| ASTB | Output | P67 | Strobe output to externally latch address information output to ports 4 through 6 and port 8 to access external memory |
| RESET | Input | - | System reset input |
| X1 | Input | - | To connect main system clock oscillation crystal |
| X2 | - |  |  |
| XT1 | Input | - | To connect subsystem clock oscillation crystal |
| XT2 | - |  |  |
| ANIO-ANI7 | Input | P10-P17 | Analog voltage input for A/D converter |
| ANO0, ANO1 | Output | P130, P131 | Analog voltage output for D/A converter |
| AV REFF | - | - | To apply reference voltage for A/D converter |
| AV ${ }_{\text {REF } 1}$ |  |  | To apply reference voltage for D/A converter |
| AVDD |  |  | Positive power supply for A/D converter. Connected to VdD. |
| AVss |  |  | GND for A/D converter and D/A converter. Connected to Vss. |
| Vod |  |  | Positive power supply |
| Vss |  |  | GND |
| TEST |  |  | Directly connect this pin to Vss (this pin is for IC test). |

### 5.3 I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins

Table 5-1 shows symbols indicating the I/O circuit types of the respective pins and the recommended connection of unused pins.

For the circuit diagram of each type of I/O circuit, refer to Figure 5-1.

Table 5-1. I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins (1/2)

| Pin Name | I/O Circuit Type | 1/O | Recommended Connections of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/INTP0 | 8-A | I/O | Input : Individually connected to Vss via resistor <br> Output: Open |
| P01/INTP1 |  |  |  |
| P02/INTP2/NMI |  |  |  |
| P03/INTP3-P06/INTP6 |  |  |  |
| P10/ANIO-P17/ANI7 | 11 | Input | Connected to Vss or Vdo |
| P20/RxD1/S11 | 10-A | I/O | Input : Individually connected to Vss via resistor <br> Output: Open |
| P21/TxD1/SO1 |  |  |  |
| P22/ASCK1/SCK1 |  |  |  |
| P23/PCL |  |  |  |
| P24/BUZ |  |  |  |
| P25/SDA0/SI0 |  |  |  |
| P26/SO0 |  |  |  |
| P27/SCL0/SCK0 |  |  |  |
| P30/TO0-P32/TO2 | 8-A |  |  |
| P33/TI1, P34/TI2 |  |  |  |
| P35/TI00, P36/T101 |  |  |  |
| P37 |  |  |  |
| P40/AD0-P47/AD7 | 5-A |  |  |
| P50/A8-P57/A15 |  |  |  |
| P60/A16-P63/A19 |  |  |  |
| P64/RD |  |  |  |
| P65/WR |  |  |  |
| P66/WAIT |  |  |  |
| P67/ASTB |  |  |  |
| P70/RxD2/SI2 | 8-A |  |  |
| P71/TxD2/SO2 |  |  |  |
| P72/ASCK2/SCK2 |  |  |  |
| P80/A0-P87/A7 |  |  |  |
| P90-P95 | 13-D |  |  |
| P100/T15/TO5 | 8-A |  |  |
| P101/T16/TO6 |  |  |  |
| P102/TI7/TO7 |  |  |  |
| P103/T18/TO8 |  |  |  |
| P120/RTP0-P127/RTP7 |  |  |  |
| P130/ANO0, P131/ANO1 | 12-A |  |  |

Table 5-1. I/O Circuit Type of Respective Pins and Recommended Connections of Unused Pins (2/2)

| Pin Name | I/O Circuit Type | 1/O | Recommended Connections of Unused Pins |
| :---: | :---: | :---: | :---: |
| RESET | 2 | Input | - |
| XT1 | 16 |  | Connected to Vss |
| XT2 |  | - | Open |
| AVrefo | - |  | Connected to Vss |
| $\mathrm{AV}_{\text {REF } 1}$ |  |  | Connected to VDD |
| AVDD |  |  |  |
| AVss |  |  | Connected to Vss |
| TEST |  |  | Directly connected to Vss |

Remark Because the circuit type numbers are standardized among the 78 K series products, they are not sequential in some models (i.e., some circuits are not provided).

Figure 5-1. Types of Pin I/O Circuits


## 6. CPU ARCHITECTURE

### 6.1 Memory Space

A memory space of 1 MByte can be accessed. Mapping of the internal data area (special function registers and internal RAM) can be specified the LOCATION instruction. The LOCATION instruction must be always executed after RESET cancellation, and must not be used more than once.
(1) When LOCATION 0 instruction is executed

- Internal memory

The internal data area and internal ROM area are mapped as follows:

| Part Number | Internal Data Area | Internal ROM Area |
| :--- | :--- | :--- |
| $\mu$ PD784214Y | 0 F100H-0FFFFH | $00000 \mathrm{H}-0 F 0 F F H$ |
|  |  | $10000 \mathrm{H}-17 \mathrm{FFFH}$ |
| $\mu$ PD784215Y | 0 EB00H-0FFFFH | $00000 \mathrm{H}-0 \mathrm{EAFFH}$ |
|  |  | $10000 \mathrm{H}-1$ FFFFH |
| $\mu$ PD784216Y | 0 0DF00H-0FFFFH | $00000 \mathrm{H}-0 \mathrm{DEFFH}$ |
|  |  | $10000 \mathrm{H}-1$ FFFFH |

Caution The following areas that overlap the internal data area of the internal ROM cannot be used when the LOCATION 0 instruction is executed.

| Part Number | Unusable Area |
| :--- | :--- |
| $\mu$ PD784214Y | 0F100H-0FFFFH (3840 Bytes) |
| $\mu$ PD784215Y | 0EB00H-0FFFFH (5376 Bytes) |
| $\mu$ PD784216Y | 0DF00H-0FFFFH (8448 Bytes) |

## - External memory

The external memory is accessed in external memory expansion mode.
(2) When LOCATION OFH instruction is executed

- Internal memory

The internal data area and internal ROM area are mapped as follows:

| Part Number | Internal Data Area | Internal ROM Area |
| :--- | :--- | :--- |
| $\mu$ PD784214Y | FF100H-FFFFFH | $00000 \mathrm{H}-17 F F F H$ |
| $\mu$ PD784215Y | FEB00H-FFFFFFH | $00000 \mathrm{H}-1$ FFFFH |
| $\mu$ PD784216Y | FDF00H-FFFFFFH | $00000 \mathrm{H}-1 F F F F H$ |

## - External memory

The external memory is accessed in external memory expansion mode.
Figure 6-1. Memory Map of $\mu$ PD784214Y

Notes 1. Accessed in external memory expansion mode.
2. This 3840-Byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed. On execution of LOCATION 0 instruction: 94464 Bytes, on execution of LOCATION OFH instruction: 98304 Bytes 4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area
Figure 6-2. Memory Map of $\mu$ PD782157Y

Notes 1. Accessed in external memory expansion mode.
2. This 5376-Byte area can be used as an internal ROM only when the LOCATION OFH instruction is executed. 3. On execution of LOCATION 0 instruction: 125696 Bytes, on execution of LOCATION OFH instruction: 131072 Bytes 4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.
Figure 6-3. Memory Map of $\mu$ PD784216Y

Notes 1. Accessed in external memory expansion mode. 3. On execution of LOCATION 0 instruction: 122624 Bytes, on execution of LOCATION OFH instruction: 131072 Bytes 4. Base area and entry area for reset or interrupt. However, the internal RAM area is not used as a reset entry area.

### 6.2 CPU Registers

### 6.2.1 General-purpose registers

Sixteen 8-bit general-purpose registers are available. Two 8-bit registers can be also used in pairs as a 16-bit register. Of the 16 -bit registers, four can be used in combination with an 8 -bit register for address expansion as 24-bit address specification registers.

Eight banks of these registers are available which can be selected by using software or the context switching function.

The general-purpose registers except $V, U, T$, and $W$ registers for address expansion are mapped to the internal RAM.

Figure 6-4. General-Purpose Register Format


Caution
Registers R4, R5, R6, R7, RP2, and RP3 can be used as X, A, C, B, AX, and BC registers, respectively, by setting the RSS bit of the PSW to 1. However, use this function only for recycling the program of the $78 \mathrm{~K} / \mathrm{III}$ Series.

### 6.2.2 Control registers

(1) Program counter (PC)

The program counter is a 20-bit register whose contents are automatically updated when the program is executed.

Figure 6-5. Program Counter (PC) Format

(2) Program status word (PSW)

This register holds the statuses of the CPU. Its contents are automatically updated when the program is executed.

Figure 6-6. Program Status Word (PSW) Format


Note This flag is provided to maintain compatibility with the $78 \mathrm{~K} / \mathrm{III}$ Series. Be sure to clear this flag to 0 , except when the software for the $78 \mathrm{~K} /$ III Series is used.
(3) Stack pointer (SP)

This is a 24-bit pointer that holds the first address of the stack. Be sure to write 0 to the higher 4 bits of this pointer.

Figure 6-7. Stack Pointer (SP) Format

PC


### 6.2.3 Special function registers (SFRs)

The special function registers, such as the mode registers and control registers of the internal peripheral hardware, are registers to which special functions are allocated. These registers are mapped to a 256 -Byte space of addresses 0FFOOH through OFFFFHNote.

Note On execution of the LOCATION 0 instruction. FFFOOH through FFFFFFH on execution of the LOCATION 0FH instruction.

## Caution Do not access an address in this area to which no SFR is allocated. If such an address is accessed by mistake, the $\mu$ PD784216Y may be in the deadlock status. This deadlock status can be cleared only by inputting the RESET signal.

Table 6-1 lists the special function registers (SFRs). The meanings of the symbols in this table are as follows:

- Symbol $\qquad$ Symbol indicating an SFR. This symbol is reserved for NEC's assembler (RA78K4). It can be used as a bit type sfr variable by the \#pragma sfr command with the C compiler (CC78K4).
- R/W $\qquad$ Indicates whether the SFR is read-only, write-only, or read/write.

R/W : Read/write
R : Read-only
W : Write-only

- Bit units for manipulation.. Bit units in which the value of the SFR can be manipulated.

SFRs that can be manipulated in 16-bit units can be described as the operand sfrp of an instruction. To specify the address of this SFR, describe an even address.
SFRs that can be manipulated in 1-bit units can be described as the operand of a bit manipulation instruction.

- At reset .............................. Indicates the status of the register when the $\overline{R E S E T}$ signal has been input.

Table 6-1. Special Function Register (SFR) List (1/4)

| Address ${ }^{\text {Note } 1}$ | Special Function Register (SFR) Name | Symbol | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| OFFOOH | Port 0 | P0 | R/W | $\bigcirc$ | $\bigcirc$ | - | $00 \mathrm{H}^{\text {Note } 2}$ |
| 0FF01H | Port 1 | P1 | R | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF02H | Port 2 | P2 | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF03H | Port 3 | P3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF04H | Port 4 | P4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF05H | Port 5 | P5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF06H | Port 6 | P6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF07H | Port 7 | P7 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF08H | Port 8 | P8 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF09H | Port 9 | P9 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFOAH | Port 10 | P10 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| oFFoCH | Port 12 | P12 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFODH | Port 13 | P13 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF10H | 16-bit timer register | TM0 | R | - | - | $\bigcirc$ | 0000H |
| 0FF11H |  |  |  |  |  |  |  |
| 0FF12H | Capture/compare register 00 (16-bit timer/counter) | CR00 | R/W | - | - | $\bigcirc$ |  |
| OFF13H |  |  |  |  |  |  |  |
| 0FF14H | Capture/compare register 01 (16-bit timer/counter) | CR01 |  | - | - | $\bigcirc$ |  |
| 0FF15H |  |  |  |  |  |  |  |
| OFF16H | Capture/compare control register 0 | CRC0 |  | $\bigcirc$ | $\bigcirc$ | - | 00H |
| 0FF18H | 16-bit timer mode control register | TMC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF1AH | 16-bit timer output control register | TOC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF1CH | Prescaler mode register 0 | PRM0 |  | - | $\bigcirc$ | - |  |
| 0FF20H | Port mode register 0 | PM0 |  | $\bigcirc$ | $\bigcirc$ | - | FFH |
| 0FF22H | Port mode register 2 | PM2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF23H | Port mode register 3 | PM3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF24H | Port mode register 4 | PM4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF25H | Port mode register 5 | PM5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF26H | Port mode register 6 | PM6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF27H | Port mode register 7 | PM7 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF28H | Port mode register 8 | PM8 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF29H | Port mode register 9 | PM9 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF2AH | Port mode register 10 | PM10 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF2CH | Port mode register 12 | PM12 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF2DH | Port mode register 13 | PM13 |  | $\bigcirc$ | $\bigcirc$ | - |  |

Notes 1. When the LOCATION 0 instruction is executed. Add "F0000H" to this value when the LOCATION OFH instruction is executed.
2. Because each port is initialized to input mode at reset, " 00 H " is not actually read. The output latch is initialized to " 0 ".

Table 6-1. Special Function Register (SFR) List (2/4)

| Address ${ }^{\text {Note }}$ | Special Function Register (SFR) Name | Symbol |  | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| 0FF30H | Pull-up resistor option register 0 | PU0 |  |  | R/W | $\bigcirc$ | $\bigcirc$ | - | 00H |
| 0FF32H | Pull-up resistor option register 2 | PU2 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF33H | Pull-up resistor option register 3 | PU3 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF37H | Pull-up resistor option register 7 | PU7 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF38H | Pull-up resistor option register 8 | PU8 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF3AH | Pull-up resistor option register 10 | PU10 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF3CH | Pull-up resistor option register 12 | PU12 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF40H | Clock output control register | CKS |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF42H | Port function control register | PF2 |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| OFF4EH | Pull-up resistor option register | PUO |  | $\bigcirc$ |  | $\bigcirc$ | - |  |  |
| 0FF50H | 8-bit timer register 1 | TM1 | TM1W | R | - | $\bigcirc$ | $\bigcirc$ | 0000H |  |
| 0FF51H | 8-bit timer register 2 | TM2 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF52H | Compare register 10 (8-bit timer/counter 1) | CR10 | CR1W | R/W | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF53H | Compare register 20 (8-bit timer/counter 2) | CR20 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF54H | 8-bit timer mode control register 1 | TMC1 | TMC1W |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF55H | 8-bit timer mode control register 2 | TMC2 |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |
| 0FF56H | Prescaler mode register 1 | PRM1 | PRM1W |  | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF57H | Prescaler mode register 2 | PRM2 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF60H | 8-bit timer register 5 | TM5 | TM5W | R | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF61H | 8-bit timer register 6 | TM6 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF62H | 8-bit timer register 7 | TM7 | TM7W |  | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF63H | 8-bit timer register 8 | TM8 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF64H | Compare register 50 (8-bit timer/counter 5) | CR50 | CR5W | R/W | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF65H | Compare register 60 (8-bit timer/counter 6) | CR60 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF66H | Compare register 70 (8-bit timer/counter 7) | CR70 | CR7W |  | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF67H | Compare register 80 (8-bit timer/counter 8) | CR80 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF68H | 8-bit timer mode control register 5 | TMC5 | TMC5W |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF69H | 8-bit timer mode control register 6 | TMC6 |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |
| 0FF6AH | 8-bit timer mode control register 7 | TMC7 | TMC7W |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF6BH | 8-bit timer mode control register 8 | TMC8 |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |
| 0FF6CH | Prescaler mode register 5 | PRM5 | PRM5W |  | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF6DH | Prescaler mode register 6 | PRM6 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF6EH | Prescaler mode register 7 | PRM7 | PRM7W |  | - | $\bigcirc$ | $\bigcirc$ |  |  |
| 0FF6FH | Prescaler mode register 8 | PRM8 |  |  | - | $\bigcirc$ |  |  |  |
| 0FF70H | Asynchronous serial interface mode register 1 | ASIM1 |  |  | $\bigcirc$ | $\bigcirc$ | - | OOH |  |
| 0FF71H | Asynchronous serial interface mode register 2 | ASIM2 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF72H | Asynchronous serial interface status register 1 | ASIS1 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |
| 0FF73H | Asynchronous serial interface status register 2 | ASIS2 |  |  | $\bigcirc$ | $\bigcirc$ | - |  |  |

Note When the LOCATION 0 instruction is executed. Add "F0000H" to this value when the LOCATION 0FH instruction is executed.

Table 6-1. Special Function Register (SFR) List (3/4)

| Address ${ }^{\text {Note }}$ | Special Function Register (SFR) Name | Symbol | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| 0FF74H | Transmit shift register 1 | TXS1 | W | - | $\bigcirc$ | - | FFH |
|  | Receive buffer register 1 | RXB1 | R | - | $\bigcirc$ | - |  |
| 0FF75H | Transmit shift register 2 | TXS2 | W | - | $\bigcirc$ | - |  |
|  | Receive buffer register 2 | RXB2 | R | - | $\bigcirc$ | - |  |
| 0FF76H | Baud rate generator control register 1 | BRGC1 | R/W | - | $\bigcirc$ | - | 00H |
| 0FF77H | Baud rate generator control register 2 | BRGC2 |  | - | $\bigcirc$ | - |  |
| 0FF7AH | Oscillation mode select register | CC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF80H | A/D converter mode register | ADM |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF81H | A/D input select register | ADIS |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF83H | A/D conversion result register | ADCR | R | - | $\bigcirc$ | - | Undefined |
| 0FF84H | D/A conversion value setting register 0 | DACS0 | R/W | $\bigcirc$ | $\bigcirc$ | - | 00H |
| 0FF85H | D/A conversion value setting register 1 | DACS1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF86H | D/A converter mode register 0 | DAM0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF87H | D/A converter mode register 1 | DAM1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF8CH | External bus type select register | EBTS |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF90H | Serial operation mode register 0 | CSIM0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF91H | Serial operation mode register 1 | CSIM1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF92H | Serial operation mode register 2 | CSIM2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF94H | Serial I/O shift register 0 | SIOO |  | - | $\bigcirc$ | - |  |
| 0FF95H | Serial I/O shift register 1 | SIO1 |  | - | $\bigcirc$ | - |  |
| 0FF96H | Serial I/O shift register 2 | SIO2 |  | - | $\bigcirc$ | - |  |
| 0FF98H | Real-time output buffer register L | RTBL |  | - | $\bigcirc$ | - |  |
| 0FF99H | Real-time output buffer register H | RTBH |  | - | $\bigcirc$ | - |  |
| 0FF9AH | Real-time output port mode register | RTPM |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF9BH | Real-time output port control register | RTPC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FF9CH | Watch timer mode control register | WTM |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFAOH | External interrupt rising edge enable register | EGP0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFA2H | External interrupt falling edge enable register | EGN0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFA8H | In-service priority register | ISPR | R | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFA9H | Interrupt select control register | SNMI | R/W | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFAAH | Interrupt mode control register | IMC |  | $\bigcirc$ | $\bigcirc$ | - | 80 H |
| OFFACH | Interrupt mask flag register 0L | H ${ }^{\text {HKO }}$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | FFFFH |
| OFFADH | Interrupt mask flag register OH |  |  | $\bigcirc$ | $\bigcirc$ |  |  |
| OFFAEH | Interrupt mask flag register 1L | L $\mathrm{H}^{\text {MK1 }}$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| OFFAFH | Interrupt mask flag register 1 H |  |  | $\bigcirc$ | $\bigcirc$ |  |  |
| OFFB0H | ${ }^{2}{ }^{2} \mathrm{C}$ bus control register | IICCLO |  | $\bigcirc$ | $\bigcirc$ | - | 00 H |
| OFFB2H | Prescaler mode register for serial clock | SPRM0 |  | - | $\bigcirc$ | - |  |
| 0FFB4H | Slave address register | SVA0 |  | $\bigcirc$ | $\bigcirc$ | - |  |

Note When the LOCATION 0 instruction is executed. Add "FOOOOH" to this value when the LOCATION OFH instruction is executed.

Table 6-1. Special Function Register (SFR) List (4/4)

| Address ${ }^{\text {Note }}$ | Special Function Register (SFR) Name | Symbol | R/W | Bit Units for Manipulation |  |  | At Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 bit | 8 bits | 16 bits |  |
| 0FFB6H | $\mathrm{I}^{2} \mathrm{C}$ bus status register | IICS0 | R/W | $\bigcirc$ | $\bigcirc$ | - | OOH |
| 0FFB8H | Serial shift register | IIC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFCOH | Standby control register | STBC |  | - | $\bigcirc$ | - | 30 H |
| OFFC2H | Watchdog timer mode register | WDM |  | - | $\bigcirc$ | - | OOH |
| 0FFC4H | Memory expansion mode register | MM |  | $\bigcirc$ | $\bigcirc$ | - | 20 H |
| 0FFC7H | Programmable wait control register 1 | PWC1 |  | - | $\bigcirc$ | - | AAH |
| 00FFCEH | Clock status register | PCS |  | - | $\bigcirc$ | - | 32 H |
| OFFCFH | Oscillation stabilization time specification register | OSTS |  | - | $\bigcirc$ | - | 00H |
| OFFDOH- <br> OFFDFH | External SFR area | - |  | $\bigcirc$ | $\bigcirc$ | - | - |
| OFFEOH | Interrupt control register (INTWDT) | WDTIC |  | $\bigcirc$ | $\bigcirc$ | - | 43H |
| OFFE1H | Interrupt control register (INTP0) | PIC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE2H | Interrupt control register (INTP1) | PIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE3H | Interrupt control register (INTP2) | PIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE4H | Interrupt control register (INTP3) | PIC3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE5H | Interrupt control register (INTP4) | PIC4 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE6H | Interrupt control register (INTP5) | PIC5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFE7H | Interrupt control register (INTP6) | PIC6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFE8H | Interrupt control register (INTIIC0/INTCSIO) | CSIC0 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFE9H | Interrupt control register (INTSER1) | SERIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEAH | Interrupt control register (INTSR1/INTCSI1) | SRIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEBH | Interrupt control register (INTST1) | STIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFECH | Interrupt control register (INTSER2) | SERIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEDH | Interrupt control register (INTSR2/INTCSI2) | SRIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEEH | Interrupt control register (INTST2) | STIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFEFH | Interrupt control register (INTTM3) | TMIC3 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFFOH | Interrupt control register (INTTM00) | TMIC00 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF1H | Interrupt control register (INTTM01) | TMIC01 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF2H | Interrupt control register (INTTM1) | TMIC1 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF3H | Interrupt control register (INTTM2) | TMIC2 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFF4H | Interrupt control register (INTAD) | ADIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF5H | Interrupt control register (INTTM5) | TMIC5 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF6H | Interrupt control register (INTTM6) | TMIC6 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF7H | Interrupt control register (INTTM7) | TMIC7 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF8H | Interrupt control register (INTTM8) | TMIC8 |  | $\bigcirc$ | $\bigcirc$ | - |  |
| 0FFF9H | Interrupt control register (INTWT) | WTIC |  | $\bigcirc$ | $\bigcirc$ | - |  |
| OFFFAH | Interrupt control register (INTKR) | KRIC |  | $\bigcirc$ | $\bigcirc$ | - |  |

Note When the LOCATION 0 instruction is executed. Add "F0000H" to this value when the LOCATION 0FH instruction is executed.

## 7. PERIPHERAL HARDWARE FUNCTIONS

### 7.1 Ports

The ports shown in Figure 7-1 are provided to make various control operations possible. Table 7-1 shows the function of each port. Ports 0,2 through $8,10,12$ can be connected to internal pull-up resistors by software when inputting.

Figure 7-1. Port Configuration


Table 7-1. Port Functions

| Port Name | Pin Name | Function | Specification of Pull-up Resistor Connection by Software |
| :---: | :---: | :---: | :---: |
| Port 0 | P00-P06 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 1 | P10-P17 | - Input port | - |
| Port 2 | P20-P27 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 3 | P30-P37 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 4 | P40-P47 | - Can be set in input or output mode bit-wise <br> - Can directly drive LEDs | Can be specified in 1-port units |
| Port 5 | P50-P57 | - Can be set in input or output mode bit-wise <br> - Can directly drive LEDs | Can be specified in 1-port units |
| Port 6 | P60-P67 | - Can be set in input or output mode bit-wise | Can be specified in 1-port units |
| Port 7 | P70-P72 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 8 | P80-P87 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 9 | P90-P95 | - N-ch open-drain I/O port <br> - Can be set in input or output mode bit-wise <br> - Can directly drive LEDs | - |
| Port 10 | P100-P103 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 12 | P120-P127 | - Can be set in input or output mode bit-wise | Can be specified bit-wise |
| Port 13 | P130, P131 | - Can be set in input or output mode bit-wise | - |

### 7.2 Clock Generation Circuit

An on-chip clock generation circuit necessary for operation is provided. This clock generation circuit has a divider circuit. If high-speed operation is not necessary, the internal operating frequency can be lowered by the divider circuit to reduce the current consumption.

Figure 7-2. Block Diagram of Clock Generation Circuit


Figure 7-3. Example of Using Main System Clock Oscillation Circuit


Figure 7-4. Example of Using Subsystem Clock Oscillation Circuit

## (1) Crystal oscillation


(2) External clock


Caution When using the main system clock and subsystem clock oscillation circuit, wire the dotted portions in Figures 7-3 and 7-4 as follows to avoid adverse influence from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the potential at the ground point of the capacitor in the oscillation circuit the same as Vss. Do not ground to a ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

Note that the subsystem clock oscillation circuit has a low amplification factor to reduce the current consumption.

### 7.3 Real-Time Output Port

The real-time output function is to transfer data set in advance to the real-time output buffer register to the output latch as soon as the timer interrupt or external interrupt has occurred in order to output the data to an external device. The pins that output the data to the external device constitute a port called a real-time output port.

Because the real-time output port can output signals without jitter, it is ideal for controlling a stepping motor.

Figure 7-5. Block Diagram of Real-Time Output Port


### 7.4 Timer/Counter

One unit of 16-bit timers/counters and six units of timers/counters are provided.
Because a total of eight interrupt requests are supported, these timers/counters and timer can be used as eight units of timers/counters.

Table 7-2. Operations of Timers/Counters

|  |  | 16-Bit <br> Timer/ <br> Counter | 8-Bit <br> Timer/ <br> Counter 1 | 8-Bit <br> Timer/ <br> Counter 2 | 8-Bit <br> Timer/ <br> Counter 5 | 8-Bit <br> Timer/ <br> Counter 6 | 8-Bit <br> Timer/ <br> Counter 7 | 8-Bit <br> Timer/ <br> Counter 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Count width | 8 bits | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | 16 bits | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  |
| Operation mode | Interval timer | 1ch | 1ch | 1ch | 1ch | 1ch | 1ch | 1ch |
|  | External event counter | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Function | Timer output | 1ch | 1ch | 1ch | 1ch | 1ch | 1ch | 1ch |
|  | PPG output | $\bigcirc$ | - | - | - | - | - | - |
|  | PWM output | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Square wave output | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | One-shot pulse output | $\bigcirc$ | - | - | - | - | - | - |
|  | Pulse width measurement | 2 inputs | - | - | - | - | - | - |
|  | Number of interrupt requests | 2 | 1 | 1 | 1 | 1 | 1 | 1 |

Figure 7-6. Block Diagram of Timers/Counters (1/2)

## 16-bit timer/counter



8-bit timer/counter 1


8-bit timer/counter 2


Remark OVF: overflow flag

Figure 7-6. Block Diagram of Timers/Counters (2/2)

## 8-bit timer/counter 5, 7



Remark $n=5,7$

## 8-bit timer/counter 6, 8



Remark $n=6,8$

### 7.5 A/D Converter

An A/D converter converts an analog input variable into a digital signal. This microcontroller is provided with an A/D converter with a resolution of 8 bits and 8 channels (ANIO through ANI7).

This $A / D$ converter is of successive approximation type and the result of conversion is stored to an 8-bit $A / D$ conversion result register (ADCR).

The A/D converter can be started in the following two ways:

- Hardware start

Conversion is started by trigger input (P03).

- Software start

Conversion is started by setting the A/D converter mode register.
One analog input channel is selected from ANIO through ANI7 for A/D conversion. When A/D conversion is started by means of hardware start, conversion is stopped after it has been completed. When conversion is started by means of software start, A/D conversion is repeatedly executed, and each time conversion has been completed, an interrupt request (INTAD) is generated.

Figure 7-7. Block Diagram of $A / D$ Converter


### 7.6 D/A Converter

A D/A converter converts an input digital signal into an analog voltage. This microcontroller is provided with a voltage output type D/A converter with a resolution of 8 bits and two channels.

The conversion method is of R-2R resistor ladder type.
D/A conversion is started by setting DACE0 of the D/A converter mode register 0 (DAM0) and DACE1 of the D/ A converter mode register 1 (DAM1).

The D/A converter operates in the following two modes:

- Normal mode

The converter outputs an analog voltage immediately after it has completed D/A conversion.

- Real-time output mode

The converter outputs an analog voltage in synchronization with an output trigger after it has completed D/A conversion.

Figure 7-8. Block Diagram of D/A Converter


### 7.7 Serial Interface

Three independent serial interface channels are provided.

- Asynchronous serial interface (UART)/3-wire serial I/O (IOE) $\times 2$
- Clocked serial interface (CSI) $\times 1$
-3-wire serial I/O (IOE)
- ${ }^{2} \mathrm{C}$ bus interface $\left(\mathrm{I}^{2} \mathrm{C}\right)$

Therefore, communication with an external system and local communication within the system can be simultaneously executed (refer to Figure 7-9).

Figure 7-9. Example of Serial Interface
(a) UART $+I^{2} C$

(b) UART + 3-wire serial I/O


Note Handshake line

### 7.7.1 Asynchronous serial interface/3-wire serial I/O (UART/IOE)

Two channels of serial interfaces that can select an asynchronous serial interface mode and 3 -wire serial I/O mode are provided.
(1) Asynchronous serial interface mode

In this mode, data of 1 byte following the start bit is transferred or received.
Because an on-chip baud rate generator is provided, a wide range of baud rates can be set.
Moreover, the clock input to the ASCK pin can be divided to define a baud rate.
When the baud rate generator is used, a baud rate conforming to the MIDI standard (31.25 kbps) can be also obtained.

Figure 7-10. Block Diagram in Asynchronous Serial Interface Mode


## (2) 3-wire serial I/O mode

In this mode, the master device starts transfer by making the serial clock active and transfers 1-byte data in synchronization with this clock.
This mode is used to communicate with a device having the conventional clocked serial interface. Basically, communication is established by using three lines: serial clocks ( $\overline{\text { SCK1 }}$ and $\overline{\text { SCK2 }}$ ), serial data inputs (SI1 and SI2), and serial data outputs (SO1 and SO2). To connect two or more devices, a handshake line is necessary.

Figure 7-11. Block Diagram in 3-wire Serial I/O Mode


### 7.7.2 Clocked serial interface (CSI)

In this mode, the master device starts transfer by making the serial clock active and communicates 1-byte data in synchronization with this clock.

## (1) 3-wire serial I/O mode

This mode is to communicate with devices having the conventional clocked serial interface.
Basically, communication is established in this mode with three lines: one serial clock ( $\overline{\mathrm{SCKO}}$ ) and two serial data (SIO and SOO) lines.
Generally, a handshake line is necessary to check the reception status.

Figure 7-12. Block Diagram in 3-Wise Serial I/O Mode

(2) $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus mode

This mode is to communicate with devices conforming to the $I^{2} C$ bus format.
This mode is to transfer 8-bit data with two or more devices by using two lines: serial clock (SCLO) and serial data bus (SDAO).
During transfer, a "start condition", "data", and "stop condition" can be output onto the serial data bus. During reception, these data can be automatically detected by hardware.

Figure 7-13. Block Diagram in $\mathrm{I}^{2} \mathrm{C}$ Bus Mode


### 7.8 Clock Output Function

Clocks of the following frequencies can be output.

- $97.7 \mathrm{kHz} / 195 \mathrm{kHz} / 391 \mathrm{kHz} / 781 \mathrm{kHz} / 1.56 \mathrm{MHz} / 3.13 \mathrm{MHz} / 6.25 \mathrm{MHz} / 12.5 \mathrm{MHz}$ (main system clock: 12.5 MHz )
- 32.768 kHz (subsystem clock: 32.768 kHz )

Figure 7-14. Block Diagram of Clock Output Function


### 7.9 Buzzer Output Function

Clocks of the following frequencies can be output as buzzer output.

- $1.5 \mathrm{kHz} / 3.1 \mathrm{kHz} / 6.1 \mathrm{kHz} / 12.2 \mathrm{kHz}$ (main system clock: 12.5 MHz )

Figure 7-15. Block Diagram of Buzzer Output Function


### 7.10 Edge Detection Function

The interrupt input pins (INTP0, INTP1, NMI/INTP2, INTP3 through INTP6) are used not only to input interrupt requests but also to input trigger signals to the internal hardware units. Because these pins operate at an edge of the input signal, they have a function to detect an edge. Moreover, a noise reduction circuit is also provided to prevent erroneous detection due to noise.

| Pin Name | Detectable Edge | Noise Reduction |
| :--- | :--- | :--- |
| NMI | Either or both of rising and falling edges | By analog delay |
| INTP0 through INTP6 |  |  |

### 7.11 Watch Timer

The watch timer has the following functions:

- Watch timer
- Interval timer

The watch timer and interval timer functions can be used at the same time.

## (1) Watch timer

The watch timer sets the WTIF flag of the interrupt control register (WTIC) at time intervals of 0.5 seconds by using the $32.768-\mathrm{kHz}$ subsystem clock.
(2) Interval timer

The interval timer generates an interrupt request (INTTM3) at predetermined time intervals.

Figure 7-16. Block Diagram of Watch Timer


### 7.12 Watchdog Timer

A watchdog timer is provided to detect a hang up of the CPU. This watchdog timer generates a non-maskable or maskable interrupt unless it is cleared by software within a specified interval time. Once enabled to operate, the watchdog timer cannot be stopped by software. Whether the interrupt by the watchdog timer or the interrupt input from the NMI pin takes precedence can be specified.

Figure 7-17. Block Diagram of Watchdog Timer


Remark fclk: Internal system clock (fxx to fxx/8)

## 8. INTERRUPT FUNCTION

As the servicing in response to an interrupt request, the three types shown in Table 8-1 can be selected by program.

Table 8-1. Servicing of Interrupt Request

| Servicing Mode | Entity of Servicing | Servicing | Contents of PC and PSW |
| :--- | :--- | :--- | :--- |
| Vectored interrupt | Software | Branches and executes servicing routine <br> (servicing is arbitrary). | Saves to and restores <br> from stack. |
|  |  | Automatically switches register bank, <br> branches and executes servicing routine <br> (servicing is arbitrary). | Saves to or restores from <br> fixed area in register bank |
| Macro service | Firmware | Executes data transfer between memory <br> and I/O (servicing is fixed) | Retained |

### 8.1 Interrupt Sources

Table 8-2 shows the interrupt sources available. As shown, interrupts are generated by 29 types of sources, execution of the BRK instruction, or an operand error.

The priority of interrupt servicing can be set to four levels, so that nesting can be controlled during interrupt servicing and that which of the two or more interrupts that simultaneously occur should be serviced first. When the macro service function is used, however, nesting always proceeds.

The default priority is the priority (fixed) of the service that is performed if two or more interrupt requests, having the same request, simultaneously generate (refer to Table 8-2).

Table 8-2. Interrupt Sources

| Type | Default <br> Priority | Source |  | Internal/ <br> External | Macro Service |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |
| Software | - | BRK instruction | Instruction execution | - | - |
|  |  | Operand error | If result of exclusive OR between operands byte and $\overline{b y t e}$ is not FFH when MOV STBC, \#byte or MOV WDM, \#byte instruction is executed |  |  |
| Non-maskable | - | NMI | Pin input edge detection | External | — |
|  |  | INTWDT | Overflow of watchdog timer | Internal |  |
| Maskable | 0 (highest) | INTWDT | Overflow of watchdog timer | Internal | $\bigcirc$ |
|  | 1 | INTP0 | Pin input edge detection | External |  |
|  | 2 | INTP1 |  |  |  |
|  | 3 | INTP2 |  |  |  |
|  | 4 | INTP3 |  |  |  |
|  | 5 | INTP4 |  |  |  |
|  | 6 | INTP5 |  |  |  |
|  | 7 | INTP6 |  |  |  |
|  | 8 | INTIIC0 | End of ${ }^{2} \mathrm{C}$ bus transfer by CSIO | Internal |  |
|  |  | INTCSIO | End of 3-wire transfer by CSIO |  |  |
|  | 9 | INTSER1 | Occurrence of UART reception error in ASI1 |  |  |
|  | 10 | INTSR1 | End of UART reception by ASI1 |  |  |
|  |  | INTCSI1 | End of 3-wire transfer by CSI1 |  |  |
|  | 11 | INTST1 | End of UART transfer by ASI1 |  |  |
|  | 12 | INTSER2 | Occurrence of UART reception error in ASI2 |  |  |
|  | 13 | INTSR2 | End of UART reception by ASI2 |  |  |
|  |  | INTCSI2 | End of 3-wire transfer by CSI2 |  |  |
|  | 14 | INTST2 | End of UART transfer by ASI2 |  |  |
|  | 15 | INTTM3 | Reference time interval signal from watch timer |  |  |
|  | 16 | INTTM00 | Signal indicating coincidence between 16-bit timer register and capture/compare register (CR00) |  |  |
|  | 17 | INTTM01 | Signal indicating coincidence between 16-bit timer register and capture/compare register (CR01) |  |  |
|  | 18 | INTTM1 <br> timer/counter 1 | Occurrence of coincidence signal of 8-bit |  |  |
|  | 19 | INTTM2 timer/counter 2 | Occurrence of coincidence signal of 8-bit |  |  |
|  | 20 | INTAD | End of conversion by A/D converter |  |  |
|  | 21 | INTTM5 <br> timer/counter 5 | Occurrence of coincidence signal of 8-bit |  |  |
|  | 22 | INTTM6 timer/counter 6 | Occurrence of coincidence signal of 8-bit |  |  |
|  | 23 | INTTM7 timer/counter 7 | Occurrence of coincidence signal of 8-bit |  |  |
|  | 24 | INTTM8 <br> timer/counter 8 | Occurrence of coincidence signal of 8-bit |  |  |
|  | 25 | INTWT | Overflow of watch timer |  |  |
|  | 26 (lowest) | INTKR | Detection of falling edge of port 8 | External |  |

Remark ASI: Asynchronous Serial Interface
CSI: Clocked Serial Interface

### 8.2 Vectored Interrupt

Execution branches to a servicing routing by using the memory contents of a vector table address corresponding to the interrupt source as the address of the branch destination.

So that the CPU performs interrupt servicing, the following operations are performed:

- On branching: Saves the status of the CPU (contents of PC and PSW) to stack
- On returning: Restores the status of the CPU (contents of PC and PSW) from stack

To return to the main routine from an interrupt service routine, the RETI instruction is used.
The branch destination address is in a range of 0 to FFFFH.

Table 8-3. Vector Table Address

| Interrupt Source | Vector Table Address | Interrupt Source | Vector Table Address |
| :--- | :--- | :--- | :--- |
| BRK instruction | 003 EH | INTST1 | 001 CH |
| Operand error | 003 CH | INTSER2 | 001 EH |
| NMI | 0002 H | INSR2 | 0020 H |
| INTWDT (non-maskable) | 0004 H | INTCSI2 |  |
| INTWDT (maskable) | 0006 H | INTST2 | 0022 H |
| INTP0 | 0008 H | INTTM3 | 0024 H |
| INTP1 | 000 AH | INTTM00 | 0026 H |
| INTP2 | 000 CH | INTTM01 | 0028 H |
| INTP3 | 000 EH | INTTM1 | 002 AH |
| INTP4 | 0010 H | INTTM2 | 002 CH |
| INTP5 | 0012 H | INTAD | 002 EH |
| INTP6 | 0014 H | INTTM5 | 0030 H |
| INTIIC0 | 0016 H | INTTM6 | 0032 H |
| INTCSI0 | INTTM7 | 0034 H |  |
| INTSER1 | INTTM8 | 0036 H |  |
| INTSR1 | 0018 H | INTWT | 0038 H |
| INTCSI1 | INTKR | 003 AH |  |

### 8.3 Context Switching

When an interrupt request is generated or when the BRKCS instruction is executed, a predetermined register bank is selected by hardware. Context switching is a function that branches execution to a vector address stored in advance in the register bank, and to stack the current contents of the program counter (PC) and program status word (PSW) to the register bank.

The branch address is in a range of 0 to FFFFH.

Figure 8-1. Context Switching Operation When Interrupt Request Is Generated


### 8.4 Macro Service

This function is to transfer data between memory and a special function register (SFR) without intervention by the CPU. A macro service controller accesses the memory and SFR in the same transfer cycle and directly transfers data without loading it.

Because this function does not save or restore the status of the CPU, or load data, data can be transferred at high speeds.

Figure 8-2. Macro Service


### 8.5 Application Example of Macro Service

(1) Transmission of serial interface


Each time macro service request INTST1 and INTST2 are generated, the next transmit data is transferred from memory to TXS1 and TXS2. When data $n$ (last byte) has been transferred to TXS1 and TXS2 (when the transmit data storage buffer has become empty), vectored interrupt request INTST1 and INTST2 are generated.
(2) Reception of serial interface


Each time macro service request INTSR1 and INTSR2 are generated, the receive data is transferred from RXB1 and RXB2 to memory. When data n (last byte) has been transferred to memory (when the receive data storage buffer has become full), vectored interrupt request INTSR1 and INTSR2 are generated.

## 9. LOCAL BUS INTERFACE

The local bus interface can connect an external memory or I/O (memory mapped I/O) and support a memory space of 1 MByte (refer to Figure 9-1).

Figure 9-1. Example of Local Bus Interface
(1) Multiplexed bus mode

(2) Separate bus mode


### 9.1 Memory Expansion

External program and data memory can be connected in two stages: 256K bytes and 1 Mbytes.
To connect the external memory, ports 4 through 6 and port 8 are used.
The external memory can be connected in the following two modes:

- Multiplexed bus mode: The external memory is connected by using a time-division address/data bus. The number of ports used when the external memory is connected can be reduced in this mode.
- Separate bus mode : The external memory is connected by using an address bus and data bus independent of each other. Because an external latch circuit is not necessary, this mode is useful for reducing the number of components and mounting area on the printed wiring board.


### 9.2 Programmable Wait

Wait state(s) can be inserted to the memory space ( 00000 H through FFFFFH) while the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ signals are active.

In addition, there is an address wait function that extends the active period of the ASTB signal to gain the address decode time.

## 10. STANDBY FUNCTION

This function is to reduce the power dissipation of the chip, and can be used in the following modes:

- HALT mode : Stops supply of the operating clock to the CPU. This mode is used in combination with the normal operation mode for intermittent operation to reduce the average power dissipation.
- IDLE mode : Stops the entire system with the oscillation circuit continuing operation. The power dissipation in this mode is close to that in the STOP mode. However, the time required to restore the normal program operation from this mode is almost the same as that from the HALT mode.
- STOP mode : Stops the main system clock and thereby to stop all the internal operations of the chip. Consequently, the power dissipation is minimized with only leakage current flowing.
- Power-saving mode : The main system clock is stopped with the subsystem clock used as the system clock. The CPU can operate on the subsystem clock to reduce the current consumption.
- Power-saving HALT mode: This is a standby function in the power-saving mode and stops the operation clock of the CPU, to reduce the power consumption of the entire system.
- Power-saving IDLE mode: This is a standby function in the power-saving mode and stops the entire system except the oscillation circuit, to reduce the power consumption of the entire system.

These modes are programmable.
The macro service can be started from the HALT mode.

Figure 10-1. Transition of Standby Status


Note Only interrupt requests that are not masked

## 11. RESET FUNCTION

When a low-level signal is input to the $\overline{\text { RESET }}$ pin, the system is reset, and each hardware unit is initialized (reset). During the reset period, oscillation of the main system clock is unconditionally stopped. Consequently, the current consumption of the entire system can be reduced.

When the RESET signal goes high, the reset status is cleared, oscillation stabilization time ( 41.9 ms at 12.5 MHz ) elapses, the contents of the reset vector table are set to the program counter (PC), execution branches to an address set to the PC, and program execution is started from that branch address. Therefore, the program can be reset and started from any address.

Figure 11-1. Oscillation of Main System Clock during Reset Period


The $\overline{\text { RESET }}$ input pin has an analog delay noise rejection circuit to prevent malfunctioning due to noise.

Figure 11-2. Accepting Reset Signal


## 12. INSTRUCTION SET

(1) 8-bit instructions (The instructions in parentheses are combinations realized by describing $\mathbf{A}$ as $\mathbf{r}$ ) MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC, CHIKL, CHKLA

Table 12-1. Instruction List by 8-Bit Addressing

| Second Operand <br> First Operand | \#byte | A | $\begin{gathered} \text { r } \\ r^{\prime} \end{gathered}$ | saddr <br> saddr' | sfr | !addr16 <br> !!addr24 | mem [saddrp] [\%saddrg] | $\begin{gathered} \text { r3 } \\ \text { PSWL } \\ \text { PSWH } \end{gathered}$ | [WHL+] <br> [WHL-] | n | None ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | (MOV) <br> ADDNote 1 | $\begin{gathered} \text { (MOV) } \\ (\mathrm{XCH}) \\ (\mathrm{ADD})^{\text {Note } 1} \end{gathered}$ | $\begin{gathered} \mathrm{MOV} \\ \text { XCH } \\ (\text { ADD })^{\text {Note } 1} \end{gathered}$ | $\begin{aligned} & (\mathrm{MOV})^{\text {Note } 6} \\ & (\mathrm{XCH})^{\text {Note } 6} \\ & (\mathrm{ADD})^{\text {Note } 1,6} \end{aligned}$ | $\begin{gathered} \text { MOV } \\ (\mathrm{XCH}) \\ (\mathrm{ADD})^{\text {Note } 1} 1 \end{gathered}$ | (MOV) $(\mathrm{XCH})$ <br> ADD ${ }^{\text {Note }} 1$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADDNote 1 | MOV | $\begin{gathered} \text { (MOV) } \\ (\mathrm{XCH}) \\ (\text { ADD })^{\text {Note } 1} \end{gathered}$ |  |  |
| r | MOV ADD ${ }^{\text {Note } 1}$ | $\begin{gathered} \text { (MOV) } \\ \text { (XCH) } \\ (\text { ADD })^{\text {Note } 1} \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { XCH } \\ \text { ADD } 1 \text { Note } 1 \end{gathered}$ | MOV $\mathrm{XCH}$ <br> ADD ${ }^{\text {Note } 1}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADD ${ }^{\text {Note } 1}$ | MOV $\mathrm{XCH}$ |  |  |  | ROR ${ }^{\text {Note } 3}$ | MULU <br> DIVUW <br> INC <br> DEC |
| saddr | MOV <br> ADD ${ }^{\text {Note } 1}$ | $\left(\begin{array}{l} (\text { MOV })^{\text {Note } 6} \\ (\text { ADD })^{\text {Note } ~} 1 \end{array}\right.$ | MOV <br> ADD ${ }^{\text {Note } 1}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ <br> ADDNote 1 |  |  |  |  |  |  | $\begin{gathered} \text { INC } \\ \text { DEC } \\ \text { DBNZ } \end{gathered}$ |
| sfr | MOV <br> ADD ${ }^{\text {Note }} 1$ | $\begin{gathered} \text { MOV } \\ (\text { ADD })^{\text {Note } 1} \end{gathered}$ | MOV <br> ADD ${ }^{\text {Note }} 1$ |  |  |  |  |  |  |  | PUSH <br> POP <br> CHKL <br> CHKLA |
| !addr16 <br> !!addr24 | MOV | (MOV) <br> ADDNote 1 | MOV |  |  |  |  |  |  |  |  |
| mem <br> [saddrp] <br> [\%saddrg] |  | MOV ADDNote 1 |  |  |  |  |  |  |  |  |  |
| mem3 |  |  |  |  |  |  |  |  |  |  | ROR4 ROL4 |
| r3 <br> PSWL <br> PSWH | MOV | MOV |  |  |  |  |  |  |  |  |  |
| B, C |  |  |  |  |  |  |  |  |  |  | DBNZ |
| STBC, WDM | MOV |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & {[T D E+]} \\ & {[\text { TDE-] }} \end{aligned}$ |  | (MOV) (ADD) Note 1 MOVM ${ }^{\text {Note } 4}$ |  |  |  |  |  |  | MOVBKNote 5 |  |  |

Notes 1. The operands of ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as that of ADD.
2. Either the second operand is not used, or the second operand is not an operand address.
3. The operands of ROL, RORC, ROLC, SHR, and SHL are the same as that of ROR.
4. The operands of XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC are the same as that of MOVM.
5. The operands of XCHBK, CMPBKE, CMPBKNE, CMPBKNC, and CMPBKC are the same as that of MOVBK.
6. The code length of some instructions having saddr2 as saddr in this combination is short.
(2) 16-bit instructions (The instructions in parentheses are combinations realized by describing AX as rp)
MOVW, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP, ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW

Table 12-2. Instruction List by 16-Bit Addressing

| Second Operand <br> First Operand | \#word | AX | $\begin{aligned} & \text { rp } \\ & \text { rp' } \end{aligned}$ | saddrp <br> saddrp' | sfrp | !addr16 <br> !!addr24 | mem <br> [saddrp] <br> [\%saddrg] | [WHL+] | byte | n | None ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AX | (MOVW) ADDW ${ }^{\text {Note }} 1$ | $\left(\begin{array}{c} \text { (MOVW) } \\ (\text { XCHW }) \\ \text { (ADD) } \end{array}\right.$ | $\begin{gathered} (\mathrm{MOVW}) \\ (\mathrm{XCHW}) \\ (\text { ADDW }) \end{gathered}$ | $\left[\begin{array}{l} (\text { MOVW })^{\text {Note } 3} \\ (\mathrm{XCHW})^{\text {Note } 3} \\ (\text { (ADDW })^{\text {Note } 1,3} \end{array}\right.$ | $\begin{gathered} \text { MOVW } \\ (\text { XCHW }) \\ (\text { ADDW })^{\text {Note } 1} \end{gathered}$ | (MOVW) <br> XCHW | MOVW <br> XCHW | (MOVW) <br> (XCHW) |  |  |  |
| rp | MOVW ADDWNote | $\left(\begin{array}{c} (\mathrm{MOVW}) \\ (\mathrm{XCHW}) \\ (\text { ADDW }) \end{array}\right.$ | MOVW <br> XCHW <br> ADDW ${ }^{\text {Note }}$ | MOVW <br> XCHW <br> ADDW ${ }^{\text {Note }} 1$ | MOVW <br> XCHW <br> ADDW ${ }^{\text {Note }} 1$ | MOVW |  |  |  | $\begin{aligned} & \text { SHRW } \\ & \text { SHLW } \end{aligned}$ | MULW ${ }^{\text {Note }}$ <br> INCW <br> DECW |
| saddrp | MOVW ADDW ${ }^{\text {Note }}$ | $\left(\begin{array}{l} (\text { MOVW })^{\text {Note }} \\ (\text { ADDW } \end{array}\right.$ | MOVW ADDW ${ }^{\text {Note }}$ | MOVW <br> XCHW <br> ADDWNote ${ }^{1}$ |  |  |  |  |  |  | INCW DECW |
| sfrp | MOVW ADDW ${ }^{\text {Note }} 1$ | $\begin{gathered} \text { MOVW } \\ (\text { ADDW })^{\text {Note }} \end{gathered}$ | $\begin{gathered} \text { MOVW } \\ \text { ADDW }^{\text {Note }} 1 \end{gathered}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| !addr16 <br> !!addr24 | MOVW | (MOVW) | MOVW |  |  |  |  |  | MOVTBLW |  |  |
| mem <br> [saddrp] <br> [\%saddrg] |  | MOVW |  |  |  |  |  |  |  |  |  |
| PSW |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| SP | ADDWG SUBWG |  |  |  |  |  |  |  |  |  |  |
| post |  |  |  |  |  |  |  |  |  |  | PUSH <br> POP <br> PUSHU <br> POPU |
| [TDE+] |  | (MOVW) |  |  |  |  |  | SACW |  |  |  |
| byte |  |  |  |  |  |  |  |  |  |  | MACW <br> MACSW |

Notes 1. The operands of SUBW and CMPW are the same as that of ADDW.
2. Either the second operand is not used, or the second operand is not an operand address.
3. The code length of some instructions having saddrp2 as saddrp in this combination is short.
4. The operands of MULUW and DIVUX are the same as that of MULW.
(3) 24-bit instructions (The instructions in parentheses are combinations realized by describing WHL as rg)
MOVG, ADDG, SUBG, INCG, DECG, PUSH, POP

Table 12-3. Instruction List by 24-Bit Addressing

| Second Operand <br> First Operand | \#imm24 | WHL | $\begin{aligned} & \text { rg } \\ & \text { rg' } \end{aligned}$ | saddrg | !!addr24 | mem1 | [\%saddrg] | SP | None ${ }^{\text {Note }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WHL | (MOVG) <br> (ADDG) <br> (SUBG) | (MOVG) <br> (ADDG) <br> (SUBG) | (MOVG) <br> (ADDG) <br> (SUBG) | (MOVG) <br> ADDG <br> SUBG | (MOVG) | MOVG | MOVG | MOVG |  |
| rg | MOVG <br> ADDG <br> SUBG | (MOVG) <br> (ADDG) <br> (SUBG) | MOVG <br> ADDG <br> SUBG | MOVG | MOVG |  |  |  | INCG <br> DECG <br> PUSH <br> POP |
| saddrg |  | (MOVG) | MOVG |  |  |  |  |  |  |
| !!addr24 |  | (MOVG) | MOVG |  |  |  |  |  |  |
| mem1 |  | MOVG |  |  |  |  |  |  |  |
| [\%saddrg] |  | MOVG |  |  |  |  |  |  |  |
| SP | MOVG | MOVG |  |  |  |  |  |  | $\begin{aligned} & \text { INCG } \\ & \text { DECG } \end{aligned}$ |

Note Either the second operand is not used, or the second operand is not an operand address.
(4) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR, BFSET

Table 12-4. Bit Manipulation Instructions

|  | CY | saddr.bit sfr.bit <br> A.bit X.bit <br> PSWL.bit PSWH.bit <br> mem2.bit <br> !addr16.bit !!addr24.bit | /saddr.bit /sfr. bit <br> /A.bit /X.bit <br> /PSWL.bit /PSWH.bit <br> /mem2.bit <br> /!addr16.bit /!!addr24.bit | None ${ }^{\text {Note }}$ |
| :---: | :---: | :---: | :---: | :---: |
| CY |  | MOV1 <br> AND1 <br> OR1 <br> XOR1 | AND1 OR1 | NOT1 <br> SET1 <br> CLR1 |
| saddr.bit <br> sfr.bit <br> A.bit <br> X.bit <br> PSWL.bit <br> PSWH.bit <br> mem2.bit <br> !addr16.bit <br> !!addr24.bit | MOV1 |  |  | NOT1 <br> SET1 <br> CLR1 <br> BF <br> BT <br> BTCLR <br> BFSET |

Note Either the second operand is not used, or the second operand is not an operand address.
(5) Call and return/branch instructions

CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BR, BNZ, BNE, BZ, BE, BNC, $B N L, B C, B L, B N V, B P O, B V, B P E, B P, B N, B L T, B G E, B L E, B G T, B N H, B H, B F, B T, B T C L R, B F S E T, D B N Z$

Table 12-5. Call and Return/Branch Instructions

| Operand of Instruction <br> Address | \$addr20 | \$!addr20 | !addr16 | !!addr20 | rp | rg | [rp] | [rg] | !addr11 | [addr5] | RBn | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic instruction | $B C^{\text {Note }}$ BR | CALL BR | CALL BR <br> RETCS RETCSB | CALL BR | CALL BR | CALL BR | CALL BR | CALL BR | CALLF | CALLF | BRKCS | BRK <br> RET <br> RETI <br> RETB |
| Compound instruction | BF <br> BT <br> BTCLR <br> BFSET <br> DBNZ |  |  |  |  |  |  |  |  |  |  |  |

Note The operands of BNZ, BNE, BZ, BE, BNC, BNL, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, $B G T, B N H$, and BH are the same as BC.
(6) Other instructions

ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, EI, DI, SWRS

## 13. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (FINE PITCH) ( $\square 14$ )


NOTE
Each lead centerline is located within $0.10 \mathrm{~mm}(0.004 \mathrm{inch})$ of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $16.0 \pm 0.2$ | $0.630 \pm 0.008$ |
| B | $14.0 \pm 0.2$ | $0.551{ }_{-0.009}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551{ }_{-0.009}^{+0.009}$ |
| D | $16.0 \pm 0.2$ | $0.630 \pm 0.008$ |
| F | 1.0 | 0.039 |
| G | 1.0 | 0.039 |
| H | $0.22{ }_{-0.04}^{+0.05}$ | $0.009 \pm 0.002$ |
| I | 0.10 | 0.004 |
| $J$ | 0.5 (T.P.) | 0.020 (T.P.) |
| K | $1.0 \pm 0.2$ | $0.039{ }_{-0.009}^{+0.009}$ |
| L | $0.5 \pm 0.2$ | $0.020{ }_{-0.009}^{+0.008}$ |
| M | $0.17{ }_{-0.07}^{+0.03}$ | $0.007{ }_{-0.0001}^{+0.001}$ |
| N | 0.10 | 0.004 |
| P | 1.45 | 0.057 |
| Q | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 1.7 MAX. | 0.067 MAX. |
|  |  | P100GC-50-7EA- |

## 100 PIN PLASTIC OFP ( $14 \times 20$ )



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch) of its true position (T.P.) at maximum material condition.

|  |  | P100GF-65-3BA1-2 |
| :---: | :---: | :---: |
| ITEM | MILLIMETERS | INCHES |
| A | $23.6 \pm 0.4$ | $0.929 \pm 0.016$ |
| B | $20.0 \pm 0.2$ | $0.795_{-0.008}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.6 \pm 0.4$ | $0.693 \pm 0.016$ |
| F | 0.8 | 0.031 |
| G | 0.6 | 0.024 |
| H | $0.30 \pm 0.10$ | $0.012_{-0.005}^{+0.004}$ |
| 1 | 0.15 | 0.006 |
| $J$ | 0.65 (T.P.) | 0.026 (T.P.) |
| K | $1.8 \pm 0.2$ | $0.071_{-0.009}^{+0.008}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.15{ }_{-0.05}^{+0.10}$ | $0.006_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| S | 3.0 MAX. | 0.119 MAX. |

## APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for supporting development of a system using the $\mu$ PD784216Y.

Language processor software

| RA78K4Note $\mathbf{1}$ | Assembler package common to $78 \mathrm{~K} / \mathrm{IV}$ series |
| :--- | :--- |
| CC78K4Note $\mathbf{1}$ | C compiler package common to $78 \mathrm{~K} / \mathrm{IV}$ series |
| CC78K4-LNote 1 | C compiler library source file common to $78 \mathrm{~K} / \mathrm{IV}$ series |

Flash memory writing tool

| Pending | Dedicated flash writer |
| :--- | :--- |

Debugging tool

| IE-784000-R | In-circuit emulator common to 78K/IV series |
| :---: | :---: |
| IE-784000-R-BK | Break board common to 78K/IV series |
| IE-784218-R-EM1 <br> IE-784000-R-EM | Emulation board for evaluation of $\mu$ PD784216Y subseries |
| IE-70000-98-IF-B | Interface adapter when PC-9800 series (except notebook type) is used as host machine |
| IE-70000-98N-IF | Interface adapter and cable when notebook type PC-9800 series is used as host machine |
| IE-70000-PC-IF-B | Interface adapter when IBM PC/AT ${ }^{\text {TM }}$ is used as host machine |
| IE-78000-R-SV3 | Interface adapter and cable when EWS is used as host machine |
| EP-78064GC-R | Emulation probe for 100-pin plastic QFP (fine pitch) ( $14 \times 14 \mathrm{~mm}$ ) common to $\mu$ PD784216Y subseries |
| EP-78064GF-R | Emulation probe for 100-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) common to $\mu$ PD784216Y subseries |
| EV-9500GC-100 | Adapter mounted on board of target system created for 100-pin plastic QFP (fine pitch) (14 $\times 14 \mathrm{~mm}$ ) |
| EV-9200GF-100 | Socket mounted on board of target system created for 100-pin plastic QFP (14×20 mm) |
| SM78K4Note 2 | System simulator common to $78 \mathrm{~K} / \mathrm{IV}$ series |
| ID78K4 ${ }^{\text {Note } 2}$ | Integrated debugger for IE-784000-R |
| DF784218 ${ }^{\text {Note }} 3$ | Device file for $\mu$ PD784216Y subseries |

## Real-time OS

| RX78K/IVNote 3 | Real-time OS for 78K/IV series |
| :--- | :--- |
| MX78K4Note 4 | OS for 78K/IV series |

Remark RA78K4, CC78K4, SM78K4, and ID78K4 are used in combination with DF784218.

Notes. 1. - PC-9800 series (MS-DOS ${ }^{T M}$ ) base

- IBM PC/AT and compatible machine (PC DOS ${ }^{\top M}$, Windows ${ }^{T M}$, MS-DOS, IBM DOS ${ }^{\top M}$ ) base
- HP9000 series $700^{\text {TM }}$ (HP-UX ${ }^{\text {TM }}$ ) base
- SPARCstation ${ }^{\text {TM }}$ (SunOS ${ }^{\text {TM }}$ ) base
- NEWS ${ }^{\text {TM }}$ (NEWS-OS ${ }^{\text {TM }}$ ) base

2.     - PC-9800 series (MS-DOS+Windows) base

- IBM PC/AT and compatible machine (PC DOS, Windows, MS-DOS, IBM DOS) base
- HP9000 series 700 (HP-UX) base
- SPARCstation (SunOS) base

3.     - PC-9800 series (MS-DOS) base

- IBM PC/AT and compatible machine (PC DOS, Windows, MS-DOS, IBM DOS) base
- HP9000 series 700 (HP-UX) base
- SPARCstation (SunOS) base

4.     - PC-9800 series (MS-DOS) base

- IMB PC/AT and compatible machine (PC DOS, Windows, MS-DOS, IBM DOS) base


## APPENDIX B. RELATED DOCUMENTS

Documents related to device

| Document Name | Document No. |  |
| :--- | :---: | :---: |
|  | Japanese | English |
| $\mu$ PD784214Y, 784215Y, 784216Y Preliminary Product Information | U11725J | This document |
| $\mu$ PD78F4216Y Preliminary Product Information | Planned | Planned |
| $\mu$ PD784216, 784216Y Subseries User's Manual - Hardware | Planned | Planned |
| $\mu$ PD784216Y Subseries Special Function Register Table | Planned | U10905J |
| $78 K / I V$ Series User's Manual - Instruction | U10594J | IEU-1386 |
| $78 K / I V$ Series Instruction Table | U10595J | - |
| $78 K / I V$ Series Instruction Set | U10095J | - |
| $78 K / I V$ Series Application Note - Software Basics | U10095E |  |

Documents related to development tools (User's Manuals)

| Document Name |  | Document No. |  |
| :---: | :---: | :---: | :---: |
|  |  | Japanese | English |
| RA78K Series Assembler Package | Operation | EEU-809 | EEU-1399 |
|  | Language | EEU-815 | EEU-1404 |
| RA78K Series Structured Assembler Preprocessor |  | EEU-817 | EEU-1402 |
| CC78K Series C Compiler | Operation | EEU-656 | EEU-1280 |
|  | Language | EEU-655 | EEU-1284 |
| CC78K Series Library Source File |  | EEU-777 | - |
| PG-1500 PROM Programmer |  | EEU-651 | EEU-1335 |
| PG-1500 Controller - PC-9800 Series (MS-DOS) Base EEU-704 |  | EEU-1291 |  |
| PG-1500 Controller - IBM PC Series (PC DOS) Base |  | EEU-5008 | U10540E |
| IE-784000-R |  | EEU-5004 | EEU-1534 |
| IE-784218-R-EM1 |  | Planned | - |
| EP-78064 |  | EEU-934 | EEU-1469 |
| SM78K4 System Simulator - Windows Base | Reference | U10093J | U10093E |
| SM78K Series System Simulator | External component user open interface specification | U10092J | U10092E |
| ID78K4 Integrated Debugger | Reference | U10440J | U10440E |

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of a document for designing.

Documents related to embedded software (User's Manual)

| Document Name |  | Document No. |  |
| :--- | :--- | :--- | :---: |
|  |  | Japanese | English |
| $78 \mathrm{~K} /$ IV Series Real-Time OS | Basics | U10603J | - |
|  | Installation | U10604J | - |
|  | Debugger | U10364J | - |
| 78K/IV Series OS MX78K4 | Planned | - |  |

Other documents

| Document Name | Document No. |  |
| :--- | :---: | :---: |
|  | Japanese | English |
| IC Semiconductor Device Package Manual | C10943X |  |
| Semiconductor Device Mounting Technology Manual | U10535J | 10535E |
| Quality Grades on NEC Semiconductor Devices | IEI-620 | IEI-1209 |
| NEC Semiconductor Device Reliability/Quality Control System | U10983J | U10983E |
| Electrostatic Discharge (ESD) Test | MEM-539 | - |
| Guide to Quality Assurance for Semiconductor Devices | MEI-603 | MEI-1202 |
| Guide to Microcontroller-Related Products by Third Parties | MEI-604 | - |

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of a document for designing.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Mountain View, California
Tel: 800-366-9782
Fax: 800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby Sweden
Tel: 8-63 80820
Fax: 8-63 80388

## Hong Kong

Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

## NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

[^0]IEBus is a trademark of NEC Corp.
MS-DOS and Windows are trademarks of Microsoft Corp.
IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corp.
HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Co.
SPARCstation is a trademark of SPARC International, Inc.
SunOS is a trademark of Sun Microsystems, Inc.
NEWS and NEWS-OS are trademarks of Sony Corp.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.


[^0]:    Caution Purchase of NEC $I^{2} \mathrm{C}$ components conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent Rights to use these components in an $I^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.

